Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Product List
Channel Link Slide 11

Channel Link SerDes support a wide variety of display applications from QVGA (7 MHz pixel clock) to HD (74 MHz system clock). This slide shows a block diagram of a typical display. Channel Link II SerDes are used in display solutions as seen in the display block diagram and can support a wide variety of different resolutions.

PTM Published on: 2011-05-05